A new 64-c hanne l Ti m e M em ory C el l (TM C ) m odul e has bee n deve l oped for hi gh-ra t e wi re -c ham ber appl i ca t ions . A com bi nat i on of t he TM C chi p and as s oc ia t ed F IFO m em ori e s di gi ti z e and s t ore i nput s i gnal s at 1 ns ec / bit re s olut i on for a per i od of 64 µ s ec . To handl e t he l ar ge dat a s i ze , a di gi ta l s i gnal proc es s or (D SP 56002) i s i m ple m ent ed i n t he m odul e. The s i ze of t he m odul e i s 9U x 400 m m Euroboa rd s i ze , and has a VM E i nt erf ac e us i ng t he P 1 and P 2 connec t ors . The P 3 connector has been assigned for the output of trigger signals.
I. INTRODUCTION
Hi gh-de ns it y t i me -t o-di gi t al conve rs i on m odul es wi t h ar ound 1 ns re s olut i on ar e i n dem a nd for wi re -c ham ber re adout . Es pec i al l y, m ul ti -hi t and dea d-t i m e-l e ss ca pabi l i t ie s are required in high-rate experiments.
The Ti m e M em ory C el l (TM C ) [1, 2] i s a cus t om chi p t hat di gi ti z es i nput s i gnal s eve ry 1 ns and s t ores t he dat a i ns ide m em ori e s. The TM C has uni que fe at ure s of l ow-pow er (< 10 m W/ ch) , hi gh dens i t y (4 ch/ c hip), good t i mi ng re s olut i on (σ = 0. 52 ns ), and hi gh s t abi l it y. A 32-c hanne l C AM AC m odul e havi ng 1 µ s ec dept h TM C 's t hat we bui l t [3] has bee n us ed i n m any t es t expe ri m ent s . One of t he probl e m conc er ning t he C AM AC m odul e i s t he dat a -re adout s che m e. S inc e t he m odul e has no ze ro-suppr es s i on l ogi c, i t t ake s a re l at i vel y l ong t i me t o re ad out al l of t he dat a . F urt herm or e, s i nce t he out put dat a fr om t he m odul e i s enc oded, us er s nee d t o proc es s t he dat a i n orde r t o ext r act re qui red i nform a ti on. At t he s am e t i me , a wi der t i mi ng ra nge woul d be re qui red i n s om e applications.
We have deve l oped a new 64-c hanne l TM C -VM E m odul e (F i g. 1). To ext e nd t he t i me ra nge fr om 1 µ s ec , ext e rnal F IFO buff ers have bee n conne ct e d t o t he out put of t he TM C . The F IFO , havi ng a wor d dept h of 2 k, ca n s t ore up t o 64 µ s ec of dat a . Thi s l ar ge dat a s i ze (64 ch x 2 kw = 128 kw) re qui res a hi gh-s pee d proc es s or t o be on t he boar d. We i m ple m ent ed a hi gh-s pee d di gi ta l s i gnal proc es s or (D SP ) of t he M ot orol a DS P56002. A m oni tor progr am and dat a -proc es s i ng rout i nes have also been developed and are described in section III.
The boar d s i ze i s 9U x 400 m m Euroboa rd s i ze , and t he powe r cons um pt i on i s l es s t han 30 W. The m odul e has a VM E s l ave i nt erf ac e and Dua l P ort M em ori e s (D PM ) and s eve ra l re gi st e rs ca n be ac ce s s ed fr om VM E. C onnec tor P 3 has bee n assigned for the output of trigger signals. 
II. CIRCUIT DESCRIPTION

A. Overview
The s pec i fi ca ti ons of t he TM C -VM E m odul e ar e s um ma ri ze d i n Ta ble 1. The m odul e has 16 chi ps (TM C 1004) whi ch ar e produc ed by NTT El ec t roni cs Te chnol ogy C o. us i ng a 0. 8 µ m C M OS proc es s . The TM C re cor ds i nput s i gnal s at 1 ns / bit re s olut i on and s t ores pas t 1 µ s ec of dat a . The TM C has 4 cha nnel s i n a chi p and enc odes t he dat at ra nsi t i on poi nt wi t hi n 32 ns t o 6-bi t dat a . Thus , ea ch chi p has 24-bit data outputs.
The DS P56002 ca n per form at 20 M IP S wi t h a 40 M Hz cl oc k, and up t o 3 i ns tr uct i ons ca n be exe cut e d i n a s i ngle i ns tr uct i on cyc l e. Whi l e t he DS P has 56-bi t ac cum ul at ors , i t has a 24-bit external data bus. This matches with the data size 2 3 Pr 
: S inc e t her e i s pl ent y of addr es s s pac e, t he R AM i s m appe d t o al l t hre e s pac es . The us er ca n as s i gn t he addr es s s pac e of t he R AM as ei t her P -, X-and/ or Y-dat a s pac e i n t he s oft wa re. Thi s fl e xibi l i ty of m appi ng i s us eful for i m provi ng t he s oft wa re per form a nce . The m oni tor s oft wa re i s progr am m ed i n a P ROM (64 k x 8 bi t ). The re ar e t wo P ROM s ocke t s i n total.
A bl ock di agr am of t he TM C -VM E m odul e i s s hown i n F ig. 3. S inc e t he TM C oper at es at 3 V, t her e ar e 3V/ 5V l eve l conve rt er s bet we en t he TM C and DS P bus es . S ome of t he cont r ol s i gnal s ar e cl a mpe d by S chot t ky di odes i n orde r t o prot e ct t he TM C i nput s. S inc e t he out put s i gnal s of t he TM C chi p have a s uff ic i ent vol t age s wi ng t o dri ve t he TTL devi c e, t hes e ar e conne ct e d di re ct l y. B ec aus e t he s am e cl oc k of 31. 25 M Hz i s us ed for bot h t he TM C and DS P chi ps , bot h chi ps run synchronously.
The m odul e has a s er ia l (R S -232C ) port at t he fr ont pane l and an 8-bi t par al l el hos t port i n VM E s pac e. A dual port m em ory ( 8 k x 16 bi t ), whi ch ca n be ac ce s s ed fr om bot h t he DSP and VME, is provided as a data buffer.
Input s i gnal s ar e re ce ive d by fa s t com pa rat or s (M AX 9698) whi ch re ce ive EC L or s m al l di ffe re nti a l s i gnal s (> ∆100 mV) in a common mode voltage range of ±3 V.
B . TMC and Start/Stop Control
Ea ch TM C cha nnel com pr is e s 32 row s by 32 col um ns of m em ory. The 32-bi t dat a of a row ar e enc oded as 6-bi t dat a . Since the TMC memories are dual-ported, signal recording and dat a re adout ca n be ca rr ie d out s i mul t ane ous l y. The n, t he TM C out put i s cont i nuous l y wr it t en t o t he F IFO s o as t o ext e nd t he t i me ra nge. Thre e F IFO 's ar e us ed t o cove r 4 cha nnel s . The re i s anot he r ki nd of F IFO , ca l le d t he F IFO R, whi ch re cor ds a 3-bi t eve nt num ber and t he 5-bi t row num ber (R C ) of t he TM C . The F IFO R i s us ed t o di s ti ngui s h eve nt s i n t he m ul ti -e vent m ode and t o know t he ac t ual row num ber of the TMC. The re i s a m ul ti pl exe r at t he i nput of cha nnel 0. It s el e ct s t he C h0 i nput s i gnal or t he com m on s t art / s t op s i gnal s . The com m on s t art (s t op) s i gnal i s re cor ded as t he fi rs t (l a st ) t wo dat a of cha nnel 0. S chem a ti c s and a t i mi ng di agr am i n t he com m on s t op m ode ar e s hown i n F ig. 4. ' DS ' i s a s i gnal us ed t o i ni ti a te a dat a m ovem ent fr om t he TM C t o t he F IFO . A s eque nce r and s om e ra ndom l ogi c for t he s t art / s t op cont r ol ar e i m ple m ent ed i n t he P LD' s . An ext e rnal s i gnal i s re cor ded i n t he TM C unt i l a s t op s i gnal ar ri ves . Whe n t he s t op s i gnal ar ri ves , t he m ul ti pl exe r i s cha nged t o s el e ct t he s t op s i gnal . A s i gnal ' CO M ' i s gene ra te d fr om t he s t op s i gnal and i s t hen re cor ded as t he l as t t wo dat a . Thi s s i gnal i s del a yed by 40 ns wi t h an ext e rnal del a y l i ne and i s cl i pped t o have a nar row wi dt h. Af te r re cor ding t he ' CO M ' s i gnal , t he ' DS ' i s nega t ed t o stop the data-taking.
In t he com m on s t art m ode, t he s eque nce i s s i mi l ar but t he com m on s t art s i gnal i s re cor ded fi rs t . Al t hough t he re cor ding t o t he F IFO s t art s af t er re ce ivi ng t he com m on s t art s i gnal , we s t art t he TM C bef ore t hat . Thi s ena bl es us t o re cor d i nput s i gnal s whi ch ar ri ve at t he s am e (or ea rl i er ) t i me as t he common start signal.
The re i s a 16-bi t count e r whi ch i s us ed for count i ng t he re cor ding t i me (num be r of cyc l es ). In t he com m on s t art m ode, t he count e r count s t he num ber of re cor ded cyc l es . The dat a ac qui s it i on s t ops whe n t he count re ac hes ze ro. In t he com m on s t op m ode, dat a -t aki ng begi ns by t he s t art s i gnal or a DS P com m and. Af te r s pendi ng t he pre s et num ber of cyc l es , an unl oad cl oc k i s gene ra te d t o di s ca rd any unnec es s a ry dat a fr om t he F IFO . Thi s cyc l e cont i nues unt i l t he s t op s i gnal arrives.
Ta ble 2 s hows t he bi t as s i gnme nt of t he m odul e C SR re gi st e r (M C SR ). The WS TR T bi t s t art s t he dat a re cor ding i nt o t he TM C chi p. Thi s does not i ni ti a te wr it i ng t o t he F IFO .
F IFO wr it i ng begi ns by t he DS TR T bi t or t he ext e rnal s t art s i gnal . B it s 4 t hrough 7 i ndi cat e t he s t at us of t he F IFO . S inc e al l t he F IFO 's run s ynchr onous ly, onl y t he s t at us of t he fi rs t F IFO i s i ndi cat e d. The OVW EN bi t i s us ed t o cont r ol t he unl oad cl oc k of t he F IFO . B it s 9 and 10 re s et t he F IFO and the TMC respectively. Bit 11 is used for debugging purposes. 
C. DSP and Interrupt Control
The expa ns i on bus t i mi ng for t he P -, X-, Y-, and I/ O s pac e ca n be progr am m ed i ndi vidua l ly i n t he DS P56002. In t hi s m odul e, al l t he m em ory, exc ept for t he I/ O s pac e and R OM , ca n be ac ce s s ed wi t hout a wa it cyc l e. One wa it cyc l e i s re qui red for ac ce s s t o t he I/ O s pac e, and s eve ra l wa it cyc l es for accessing the ROM.
A cr ys ta l os ci l l at or of 62. 5 M Hz i s us ed t o gene ra te a 31. 25 M Hz s ym me t ri c cl oc k. Thi s cl oc k i s di s tr i bute d wi t hi n t he m odul e t hrough cl oc k buff ers and i s t er mi na te d by a 73 W t o 2 V Théveni n equi va le nt t er mi na tor t o m i nim i ze any s i gnal re fl ec t ion. The hi gh-s pee d s i gnal l i nes ar e ca re ful l y rout e d t o operate the module at 31.25 MHz stably.
The re ar e s eve ra l i nt err upt s ourc es t o t he DS P. In addi t i on t o t he i nt err upt cr ea te d wi t hi n t he DS P chi p (s t ac k er ror, s oft wa re i nt err upt, et c .), t he s er i al port and t he hos t port ca n cause interrupts to the DSP.
F or an i nt err upt t o t he VM E, t her e i s an i nt err upt s i gnal (I NTM ) whi ch i s cont r oll e d by bi t s 1 and 2 of t he VM E C SR re gi st e r (V CS R) . Thi s i nt err upt i s provi de d t o com m uni ca te wi t h t he VM E m as t er for handl i ng eve nt dat a . The i nt err upt vec t or of t he m odul e i nt err upt i s wr it t en i n t he l as t 8 l oca ti ons of the DPM. Ta ble 3 s hows t he bi t as s i gnm ent of t he VC SR . A re s et s i gnal i s as s e rt ed by s et t i ng t he M R ST bi t of t he VC SR . This register can be accessed from both DSP and VME.
The hos t port ca n al s o gene ra te a VM E i nt err upt fr om t he DSP. The interrupt vector is set in a host port register.
D. VME Interface
The VM E i nt erf ac e has A24/ D16 addr es s / dat a s i ze . The bas e addr es s of t he m odul e i s s et by s wi t che s for t he upper 8-bi t addr es s (A 16-A23). Thus , t he m odul e us es a 16-bi t addr es s space. An address map of the VME space is shown in Fig. 5 .
The l ower 16 k byt e i s as s i gned t o t he DP M and t he hi gher 16 addr es s es ar e us ed for t he hos t port re gi st e rs . Addr es s of t he VC SR i s as s i gned $F F00. S inc e t he powe r pi ns as s i gned i n t he VM E s pec i fi ca ti on we re not s uff ic i ent for our purpos e , we as s i gned addi t i onal powe r of 5. 0 V, 3. 3 V, -5. 2 V and GND t o pi ns of t he P 2-A and C row s by re fe renc i ng t he VXI standard.
III. DSP SOFTWARE
We have us ed a cr os s as s e mbl e r of M ot orol a t o deve l op DS P progr am s . The as s e mbl e r runs on a M ac i ntos h or an IB M P C, and produc es obj ec t m odul e for ma t (O MF ) fi l es . The se fi l es ar e down l oade d t o t he TM C -VM E m odul e t hrough t he s er ia l or t he hos t port cont r oll e d wi t h t he DS P m oni tor program.
A. Monitor Program
A m oni tor progr am ca l le d "TM C BU G" has bee n deve l oped bas e d on "DS PB UG " [4] whi ch wa s deve l oped by M ot orol a Inc . The m oni tor progr am handl e s re ad( wri t e) fr om( t o) m em ory and re gi st e rs , s et s brea kpoi nts , t ra ces , downl oads progr am s , and handl e s t er mi na l and hos t port I/ O' s . The TM C BU G al s o s upport s us er -ac ce s s ibl e s ubrout i nes . The TM C BU G i s progr am m ed i n a R OM , and a boot s tr ap progr am m oves t he m ai n code s fr om t he R OM t o t he DS PR AM at t he s t art up t i me . To m i nim i ze t he re qui red R AM ar ea , s eve ra l uni m port ant com m ands ar e re m oved and a progr am over l ay t ec hnique i s al s o us ed. The progr am over l ay l oads onl y t he re ques t ed com m and code s i n t he R AM at t he exe cut i on t i me . S ever al cus t om com m ands us ed t o chec k t he cont e nts of F IFO 's and TM C 's have bee n adde d t o ea s e t he debuggi ng. The pre s ent "TM C BU G" occ upi es onl y 3 k wor ds of t he program RAM space.
B. Data Acquisition Program
A com m on dat a -ac qui s it i on progr am has bee n deve l oped. The progr am runs i n bot h com m on s t art and com m on s t op m odes . Al t hough t he m odul e ca n handl e m ul ti pl e eve nt s , t he pre s ent progr am does not yet s upport s uch a func t ion. The progr am obt ai ns expe ri m ent al par am et e rs fr om t he t er mi na l or DP M and wa it s for an eve nt . Whe n an eve nt i s ava i l abl e, t he DS P s ea rc hes for t he S ta rt / St op t i mi ng fr om t he C h0 dat a . The n, t he DS P s ea rc hes for t he t ra nsi t i on poi nt fr om t he ot her dat a . If t he DS P fi nds a t ra nsi t i on poi nt , t he DS P wr it e s t he dat a t o t he DP M . Opt i onal l y t he us er ca n s ubt rac t any off s et val ue s cha nnel by cha nnel . At l as t , t he DS P s et s a fl a g (or causes an interrupt) to notify the VME master.
IV. PERFORMANCE
A. Resolution
The t i mi ng re s olut i on of t he TM C chi p i s 0. 52 ns for a s i ngle hi t [1] . S inc e we nee d bot h t he s t art / s t op t i me and t he hi t t i me t o m ea s ure t he det e ct or s i gnal t i mi ng, t he t i mi ng re s olut i on i s cum ul at i ve of t he t wo m ea s urem e nt er rors . F igur e 6 s hows t he t i mi ng re s olut i on of t he TM C -VM E m odul e for m ea s uri ng t he t i me bet we en a com m on s t art / s t op s i gnal and a hi t . The er ror i ncl udes a di gi ti z at i on er ror of t wo dat a (s = 0. 4 ns ). Al t hough t he di s tr i buti on i s not pure Ga us si a n, we obt ai n a t i mi ng re s olut i on of σ = 0. 72 ns fr om t he fi t of t he dat a t o a Ga us si a n distribution.
B. Data Processing Time
The dat a -proc es s i ng s pee d depe nds not onl y on t he har dwar e, but al s o on t he s oft wa re. Es pec i al l y, i n t he DS P progr am , t he l eve l of t he s oft wa re af fe ct s i t s exe cut i on t i me . The dat a -proc es s i ng t i me bec om es s hort er and s hort er as we bec om e ac cus t om ed t o i t s progr am m ing. Thus , we ca n di s cus s onl y t he pre s ent per form a nce her e. We expe ct t hat a bet t er per form a nce wi l l be obt ai ned by ca re ful l y des i gni ng t he program. _ F ig. 6 Ti m e m ea s urem e nt er ror for a m ea s urem e nt of t he t i me between a common start/stop and a hit signal.
We l oca te m os t of t he t i me -c ri ti c al rout i nes i n i nt erna l P -R AM t o avoi d any ac ce s s t o t he ext e rnal bus . The dat a -t aki ng s pee d depe nds on t he t i me ra nge and num ber of hi t s. The proc es s i ng t i me wa s m ea s ured and ca n be expr es s ed as follows:
Time ≈ 0.45 µs x (# Ch) x (# Rows) + 5 µs x (# Hits)
One row cor re sponds t o a 32 ns t i me ra nge. S inc e one DS P i ns tr uct i on cyc l e i s 64 ns , we ar e us i ng 7 i ns tr uct i on cyc l es for processing one row of data and about 78 cycles for a hit.
F or exa m ple , i f we handl e 64 cha nnel s , a 4 µ s ec (128 row s) t i me ra nge, and ea ch cha nnel has one hi t , t he dat a taking time will be about 4 msec.
